Difference between revisions of "Template:Instruction"

From GbdevWiki
Jump to: navigation, search
Line 1: Line 1:
 
{{Opcode}}
 
{{Opcode}}
−
 
+
={{{Name}}}=
−
= {{{Name}}} =
+
−
 
+
 
{{{Description}}}
 
{{{Description}}}
−
 
+
==Encoding==
−
== Encoding ==
+
−
 
+
 
  {{{Encoding}}}
 
  {{{Encoding}}}
−
 
+
{{#ifexpr: {{#if: {{{Z|}}} | 1 | 0 }} or {{#if: {{{N|}}} | 1 | 0 }} or {{#if: {{{H|}}} | 1 | 0 }} or {{#if: {{{C|}}} | 1 | 0 }} |
−
== Flags ==
+
==Flags==
−
 
+
  {{#if: {{{Z|}}} | Z: {{{Z}}} | }}
−
  Z: {{{Z|-}}}
+
  {{#if: {{{N|}}} | N: {{{N}}} | }}
−
  N: {{{N|-}}}
+
  {{#if: {{{H|}}} | H: {{{H}}} | }}
−
  H: {{{H|-}}}
+
  {{#if: {{{C|}}} | C: {{{C}}} | }} | }}
−
  C: {{{C|-}}}
+
{{#if: {{{Example|}}} |
−
 
+
==Example==
−
== Example ==
+
  {{{Example}}} | }}
−
 
+
−
  {{{Example}}}
+

Revision as of 13:30, 25 May 2012

This is an article about the GB-Z80 CPU.

Opcodes:

Arithmetic and logical: ADD - ADD (16-bit) including LD HL,SP+nn - ADC - AND - CP - CPL - DAA - DEC - DEC and INC (16-bit) - INC - SBC - SUB - OR - XOR
Conditional: CALL - JP - JR - RET
Load: LD (8-bit) - LD (16-bit)
Extended Set: BIT - RES - RL - RLC - RR - RRC - SET - SLA - SRA - SRL - SWAP

{{{Name}}}

{{{Description}}}

Encoding

{{{Encoding}}}