CPL

From GbdevWiki
Revision as of 08:57, 25 May 2012 by Beannaich (Talk | contribs)

(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search

This is an article about the GB-Z80 CPU.

Opcodes:

Arithmetic and logical: ADD - ADD (16-bit) including LD HL,SP+nn - ADC - AND - CP - CPL - DAA - DEC - DEC and INC (16-bit) - INC - SBC - SUB - OR - XOR
Conditional: CALL - JP - JR - RET
Load: LD (8-bit) - LD (16-bit)
Extended Set: BIT - RES - RL - RLC - RR - RRC - SET - SLA - SRA - SRL - SWAP

The contents of the Accumulator are inverted (one's complement).

Instructions

CPL - $2F - 1 Machine Cycle

Flags

Z: not affected
N: 1
H: 1
C: not affected
Retrieved from "https://gbdev.gg8.se/wiki/index.php?title=CPL&oldid=470"